We have fabricated InGaAsN-based high electron mobility transistors (HEMTs) using InGaAsN as the channel layer. An extremely large gate-voltage swing (GVS) up to 4.2 V can be achieved by utilizing the large conduction band offset between the GaAs spacer layer and the InGaAsN channel layer. However, the poor channel mobility and current density as a result of nitrogen-induced electrically active defects limit the transconductance (g m ) performance. Attempts using various annealing temperatures have demonstrated that better device characteristics can be obtained via rapid thermal annealing at 700 C. In this study, we investigate the effect of nitrogen-induced traps on the basis of Hall measurements and device characterizations of HEMTs. The improvement in GVS in the annealed samples is also discussed. Despite the relatively poor gain, InGaAsN HEMTs with excellent linearity performance after proper thermal annealing are expected to be compatible for novel InGaAsN-based optoelectronics integral circuits (OEICs).
Introduction
The excellent physical and electrical properties of InGaAsN have made it a good candidate for applications in optoelectronic devices. [1] [2] [3] [4] It has been demonstrated that the dilute nitride quaternary alloy can be grown latticematched to gallium arsenide (GaAs) substrates and its bandgap energy can be reduced to approximately 1.0 eV by incorporating a small amount of nitrogen (N). A reduction of the band gap exceeding 0.1 eV per atomic percent of N content was observed in GaN x As 1Àx for x < 0:015.
5) The extremely large band gap bowing coefficient allows the In x Ga 1Àx As 1Ày N y alloy to maintain the lattice matching to GaAs, with a wide range of tunable band-gap energies smaller than the GaAs band gap for x $ 3y. This discovery has opened an interesting possibility of using N-containing alloys for long wavelength optoelectronic devices. 6) However, the crystal quality of InGaAsN tends to degrade with increasing N concentration possibly due to the phase separation, even though the amount of strain in the layer decreases. Recently, several studies have shown that optoelectronic properties of alloys can be improved using a post growth annealing step. Although studies of the improvement in the luminescence 7, 8) or structural changes 9, 10) of InGaAsN alloys have already been reported in the literature, the annealing effects of electrically active defects present in optoelectronics devices have seldom been studied.
High-electron-mobility-transistors (HEMTs) have performed exceedingly well in high-speed microwave and digital circuit applications in recent years. To improve their electrical performance, the InGaAs channel layer was often selected because of its better carrier confinement owing to the large conduction band discontinuity at the AlGaAs/ InGaAs interface. However, AlGaAs/InGaAs/GaAs-based HEMTs tend to have a narrower constant transconduction region and a lower gate voltage swing (GVS), the voltage values at the 90% of maximum gm value, which may limit the applications of transistors in digital circuits. It was found that incorporating N into a conventional InGaAs channel layer not only enhances the conduction band discontinuity but also reduces the compressive strain as induced by InGaAs; thus, the incorporation of N leads to the reduction of indium-added effects such as the increase in band gap energy due to the strong compressive strain and the corresponding reduction in conduction band offset.
In this study, extremely large GVS and high-linearity InGaAsN-based HEMTs have been fabricated and improved by post growth annealing. The InGaAsN-based HEMTs are expected to be compatible for the novel InGaAsN-based optoelectronic integrated circuits (OEICs). The effects of annealing as analyzed by Hall-effect measurements are also discussed, aiming to optimize the corresponding device characteristics.
Experimental
The samples used for this study were grown by metal organic vapor-phase epitaxy (MOVPE) using dimethylhydrazine (DMHy) as N source. The carrier gas was H 2 . Source materials were trimethylgallium (TMG), trimethylindium (TMI) and AsH 3 . The compositions of In and N were determined from a high-resolution X-ray rocking curve (XRC) and photoluminescence (PL) spectra and calibrated using the band anticrossing model (BAC). High-resolution XRC measurement was performed using a Bede D1 X-ray diffractometer to analyze crystal quality and to determine Al, In, and N contents. Figure 1 shows the device structure of HEMTs. GaAs epitaxial layers were grown on a (100)GaAs substrate by MOVPE. A 100-Å -thick In 0:11 Ga 0:89 As 0:98 N 0:02 channel layer with an n-type background concentration was then epitaxially grown on GaAs epitaxial layer. The band gap energy of the InGaAsN layer was 1.05 eV. A very thin GaAs spacer layer 30 Å thick was sandwiched between the channel layer and the n-type doped heavily AlGaAs carrier supplying layer since the direct interface of AlGaAs growing on InGaAsN was usually poor. The AlGaAs Schottky layer and heavily n-type doped GaAs ohmic contact layer were deposited on the top as cap layers. Mesa etching was then performed with a chemical solution (H 2 SO 4 : H 2 O 2 : H 2 O ¼ 1 : 4 : 45) for device isolation. AuGeNi was subsequently deposited onto the sample using a thermal evaporator to serve as source and drain ohmic contact electrodes. The Au gate metal was then deposited. For comparison, rapid thermal annealing was carried out in N 2 ambient for 30 s. Capacitance-voltage (C-V) measurement was performed to monitor the changes in doping profiles in the as-grown and annealed sample. The doping profiles were extracted from least-squares fits of the 1=C 2 versus V curve obtained from high-frequency C-V measurement at room temperature.
11)
The room-temperature characteristics of the fabricated devices were then measured with an HP 4155B semiconductor parameter analyzer.
Results and Discussion
Prior to the discussion of the Hall measurement results of the annealed samples, the issue on the annealing-induced carrier-type conversion of the InGaAsN layer should be addressed. The metal organic chemical vapor deposition (MOCVD)-grown undoped InGaAsN layers are commonly observed to be of the p-type. However, if the low-temperature-grown InGaAsN layer is included in the HEMTs structure, it would unavoidably be subject to annealing during the growth of the upper AlGaAs layers at 675 C. The in situ annealing of the InGaAsN layer may render a carriertype conversion from p-type to n-type 12, 13) and thus become a good candidate channel material for HEMT application. Figure 2 depicts the Hall measurement of the HEMT samples as function of annealing temperature. It is clear from Fig. 2(a) that there is a gradual increase in the carrier concentration up to 700 C followed by a relative decrease at higher temperatures. The increase in the electron concentration after annealing can be attributed to the increase of electron concentration in the AlGaAs carrier supplier layer and the presence of nitrogen-induced trap states in the InGaAsN channel layer. The increase in electron concentration in the InGaAsN layer was reportedly due to the annealing-induced reduction in gallium vacancies acting as acceptors. 14, 15) Therefore, electron concentration is expected to increase when the mechanism of acceptor-like trap states is eliminated by annealing. A slight increase in mobility for the annealed sample was shown at 650
C. This observed increase may result from the removal of electrical traps in the channel layer and the improvement in crystal quality at the interface of InGaAsN and GaAs. As annealing temperature increases to 700 C, the reduction in mobility can be attributed to the decrease in the channel/barrier interface flatness or abruptness caused by high-temperature annealing. At higher annealing temperatures, the crystal structure of the device collapses and the device characteristics in turn are limited by the poor mobility. Figure 2(b) shows the conductivity () as a function of annealing temperature. The optimum annealing condition of 700 C for the maximum conductivity was chosen to fabricate an HEMT device for comparison.
The increase in the electron concentration of the annealed sample can be explained by Fig. 3 . The carrier distributions from the least-squares fits of the 1=C 2 versus V curve with and without annealing are shown in Fig. 3 . The least-squares fits of the 1=C 2 versus V curve can be described as
where N D ðWÞ is the doping density as a function of depletion depth (W), q is the electronic charge, " 0 is the permittivity in vacuum, A is the area of the capacitance of the reversebiased junction, Ks is the relative permittivity, V is the bias voltage and C is the gate capacitance. From eq. the peak in this profile shifts slightly from the channel layer toward the interface of the channel and spacer layers. Under the short-channel approximation, the gm per unit gate area width is given by 16 )
where
here, G m is the transconductance, I is the drain current, C is the gate capacitance per unit area, d is the thickness from the gate to the spacer/channel interface, Ád is the effective twodimensional electron gas (2DEG) position from spacer/ channel heterointerface, v s is the saturation velocity, " is the position-dependent dielectric constant, ns is the sheet 2DEG concentration, and E f is the Fermi level. The shift in the position of the carrier concentration of the annealed sample leads to a smaller Ád, and thus G m increases. For conventional structures, v s is assumed to be constant in the channel and gm is presumably proportional to gate capacitance. The broader gm from the annealed sample can be explained by the inset of Fig. 3 which shows gate capacitance as a function of gate voltage with and without annealing. From the reverse bias of 0 to À10 and À8 V for samples with and without annealing, respectively, the HEMT structure from the surface to the channel being depleted by the gate reverse bias accounts for the flat depletion capacitance. Once the reverse bias is sufficiently large to deplete the carriers confined in the channel, depletion capacitance shows a marked increase with increasing applied reverse bias. It is clear that the gate capacitance response shifts in the direction of a larger reverse bias for the annealed sample. We speculate that a larger reverse bias is needed to deplete the carriers in the channel because a comparably greater number of carriers are confined in the channel for the annealed sample. This larger reverse bias in C-V characteristics accounts for the broader gm performance. Therefore, the device exhibits a better linearity, which accounts for a larger GVS as obtained by annealing. Figure 4 illustrates the XRC results of the samples with and without 700 C annealing. The increase in mobility in the annealed sample can be confirmed again from the fullwidth-at-half-maximum (FWHM) decrease from 20 to 14 arcsec. Figure 5 shows the I-V characteristics of the fabricated HEMTs with and without 700 C annealing. It is found that the saturation current density (370 mA/mm) of the annealed device is higher than that for the as-grown device with (320 mA/mm) owing to the larger conductivity after annealing.
The gm characteristics with and without annealing are compared in Fig. 6 . The increased GVS from 3.5 to 4.2 V, which is defined by the voltage at 90% of the maximum gm can be ascribed to the increased drain current owing to the larger conductivity after annealing. The increase in concentration shown in Fig. 3 also provides evidence of the increase in drain current density. Furthermore, rapid thermal annealing (RTA) treatment also improves the Schottky characteristics of gate contact, as shown in Fig. 7 . Breakdown voltage is defined as the voltage at which gate leakage current reaches 1 mA/mm. The breakdown voltage of the asgrown device is approximately À8:6 V. After RTA treatment, breakdown voltage increased from 8 to À14:4 V. Better gate Schottky contact also improves the gm characteristics owing to a lower leakage current. 
Conclusions
In summary, InGaAsN-based HEMTs were grown by MOCVD using InGaAsN as channel layer. Although the maximum gm is relatively low compared with that of GaAsbased HEMTs, an excellent GVS performance can be achieved by utilizing a large conduction band offset between the GaAs spacer layer and the InGaAsN channel layer. The maximum conductivity can be obtained by 700 C thermal annealing. Furthermore, saturation current increases and the corresponding GVS performance also increases from 3.5 to 4.2 V after the 700 C thermal annealing. The improvement in gm characteristics is explained by C-V measurement and the least squares fits of the 1=C 2 vs V curve. Finally, improvements in the breakdown voltage and leakage current of the annealed sample were also found. Despite the relatively poor gain, InGaAsN HEMTs with an excellent linearity performance after proper thermal annealing are expected to be compatible with the novel InGaAsN-based OEIC. 
